Introduction to SDC Timing Constraints

What Are the Differences Between Wire and Reg?

VLSI Physical Design_ Clock Tree Synthesis (CTS)

Static Timing Analysis (STA)